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Abstract. This paper deals with digital VLSI design aspects related
to reliability. The focus is on the problem of reliability evaluation in
combinational logic circuits. We present some methods for this evaluation
that can be easily integrated in a tradidional design flow. Also we describe
suitable metrics for performance estimation of concurrent error detection
schemes.
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1 Introduction
The decreasing dimensions of electronic components allowed fabulous improve-
ments in the services and products in a large variety of applications. An example
of these are the wireless communications where computing power, mobility, com-
pactness and power autonomy are major requirements. Nevertheless, as circuit
dimensions decrease to nanometers, the amount of systematic, design-induced
and parametric defects tends to increase. The production of perfect circuits is
becoming economically prohibitive and, from now on, we must assume that the
manufactured circuits can present defects or breakdowns [1, 2].
On the other hand, as circuits shrink, some of effects such as electrical and
temporal masking are reducing. As a consequence, transient faults and soft error
rates (SER) in combinational logic can no longer be considered negligible. SER
per chip in logic circuits is expected to achieve the same orders of magnitude
observed in unprotected memories [3].
The protection of memory elements that have a regular organization is fairly
simple and do not impose critical overheads, but the protection of the logic parts
in a circuit is generally associated with important overheads in terms of area,
time or power. Fault-tolerant architectures, like the ones discussed in [4–6] have
been historically targeted to mission critical applications, where reliability im-
provement and fault secureness are the main design objectives and the resulting
overheads can be accepted.
With the expected reduction in the reliability of nanoscale CMOS, even or-
dinary circuits will need fault protection, but on these cases, the associated
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overheads must be minimized to guarantee some gain in the scaling process.
To cope with these design constraints, i.e., reliability improvement and reduced
overheads, partial fault tolerance and fault avoidance techniques are being con-
sidered. In all cases, the knowledge of the cost-quality trade-offs related to dif-
ferent approaches becomes crucial when choosing the reliability improvement
scheme for a given design. With the reliability analysis integrated in the design
flow, we are able to implement a closed-loop design process, with the reliability
metric as a control parameter for the synthesis process.
This work deals with the problem of reliability evaluation in combinational
logic circuits and the paper is organized as follows. Section 2 describes some
approaches for reliability modelling. Metrics allowing comparison of concurrent
error detection (CED) schemes are presented in section 3. Finally, in section 4,
some conclusions and perspectives concerning reliability analysis are outlined.
2 Reliability Models
2.1 Reliability Modelling Based on PTM
Let be a logic circuit with m inputs and n outputs where each input can take
value 0 or 1. The number of different combinations of input and output vectors
is limited by 2m and 2n, respectively. Probabilistic Transfer Matrix (PTM) is
defined as a matrix PTM where the (i, j)th entry represents the probability of
output vector value j given input vector value i, i.e., p(j | i) [7]. Therefore, PTM
has 2m rows and 2n columns.
Figure 1 gives the example of PTM for or logic gate. From the PTM matrix,
we see that q is the probability of correct value and so (1− q) is the probability
of an error occurrence. For fault free gate, q = 1 so carrying to ideal transfer
matrix (ITM).
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Fig. 1. Probabilistic transfer matrix (PTM) and ideal transfer matrix (ITM)
for or logic gate.
The PTM of a complex circuit is obtained by combining the PTM of the
basic blocks with inner product or tensor product:
– If two gates G1 and G2 with PTM’s PG1 and PG2 are combined in series, the
resulting PTM is PG1×PG2 , that is, the inner product between the matrices.
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– If two gates G1 and G2 with PTM’s PG1 and PG2 are combined in parallel,
the resulting PTM is PG1 ⊗ PG2 , that is, the tensor product between the
matrices.
The PTM approach allows the exact calculation of the error probabilities
concerning logical masking. The logic masking of an error in a combinational
circuit is the effect by which this error has no impact on the output value of this
combinational function. In other words, given the other logical values present in
the circuit (input values, internal values), the logical value of the node where
the error occurred does not determine the value of the circuit output.
Given an input probability distribution, the reliability of the circuit can be
modelled by using PTM and ITM, according to (1). In this expression, each p(j|i)
is a matrix element of the PTM, weighted by the probability of occurrence of
corresponding input i.The (i, j) elements to be considered are those where the
respective ITM matrix has a value of 1. It means that reliability is defined as
the probability of a correct output.
Rcir =
∑
ITMcir(i,j)=1
p(j|i)p(i) (1)
Reliability calculation based on PTM is accurate, but space and time com-
plexities associated to the direct calculation of the PTM grow exponentially with
the number of inputs and outputs so making this technique too expensive.
Efforts have been done to compress PTM representation using Algebraic
Decision Diagrams (ADD’s) [8], but these improvements do not help in reducing
complexity for large circuit PTMs.
In order to address the scalability problem, Bhaduri et al. in [9] have pro-
posed a script-based algorithm based on topological partitioning of the circuit.
Nevertheless, the problem of memory still remains the bottleneck when stages
have a large number of basic elements (gates and connections) in parallel.
We can observe that columns in intermediate PTM (especially from inter-
connections blocks) completely consist of zero values (see Fig. 2). Knowing what
columns are non-zero avoids unnecessary calculations for PTM related to series
association involving this kind of blocks. In [10], authors exploit this fact and
propose a method to select the useful data for PTM calculation, so eliminating
intermediate (and expensive) calculation of large order tensored PTMs.
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Fig. 2. Example of fault free wiring interconnection and its PTM.
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Fig. 3 shows the circuit for a half-adder, where we can identify interconnection
(S0) and logic (S1) blocks carrying to PTMs in Fig. 4. Notice that some columns
of the matrix PS0 completely consist of zero values. These columns have no
influence on the calculation of global PTM PHA = PS0S1 = PS0PS1 .
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Fig. 3. Half-adder (HA) circuit.
Let the addressing of columns in PS0 be from 0 to 15. According to this
addressing, only the columns 0, 5, 10, 15 (in bold) are non-nulls and they corre-
spond to the rows (also in bold) extracted from the PS1 to form the total circuit
probability transfer matrix PHA. In Fig. 5 we can see that PHA is a submatrix
consisting of the useful rows in the matrix PS1 .
2.2 Reliability Modelling Based on Logic Masking Coefficients
Consider a generic combinational logic circuit with input and output vectors x
and y, respectively. The reliability Rcir of such circuit can be determined as in
(2), where p(x) represents the probability of a given input x and p(y = correct|x)
represents the probability that a correct output occurs given this input x.
Rcir =
∑
for all x
p(x)p(y = correct|x) (2)
Denote yi the output of the gate gi. Consider that the occurrence of an error
in a given gate results in an inversion of its output logic value. Define the error
vector as the vector e = (e1e2 · · · ew), where an element ei is related to an error
at gate gi. Each ei takes a value in {0, 1} such that ei = 1 means occurrence of
error and ei = 0 means good operation of the gate gi in a circuit with w logic
gates.
The amount of errors considered at a given moment in the target circuit
is given by the number of 1′s in vector e. Denote the set of vectors e with k
1′s by ew:k. This set contains Cwk vectors, where C
w
k is the number of possible
combinations of w elements taken k at a time given by Cwk =
w!
(w−k)!k! . These
vectors represent all error vectors associated to k errors occurrence. With this
notation, ew:0 is the particular case of a set with only one element, corresponding
to an error-free circuit.
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Fig. 4. PTM for wiring interconnections and logic in a HA.
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Fig. 5. PTM for the complete half-adder.
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Considering distinct reliability values qi for each gate, the reliability of the
circuit can be described by (3) with a PBR (Probabilistic Binomial Reliability)
model [11]. This assumes that the error distribution is independent among all
the gates. In this expression, xj denotes the j-th input vector x, represented by
the binary code of j. Consider that input consists of m input logic values (m-bit
vector). With m = 3 and j = 5, x5 corresponds to the input vector (101). In the
same way, e(s) denotes the s-th error vector e, represented by the binary code
of s. For example, with w = 4 and s = 5, e(5) corresponds to the error vector
(0101) and so to k = 2 errors.
The term y(xj , e(0))⊕ y(xj , e(s)) represents the masking test based on com-
plemented exclusive-or logic function. For a given input vector xj , it compares
the output y resulting of a error-free circuit (i.e. considering e(0)) with the out-
put y of this same circuit under a given error configuration e(s). When both
outputs are identical, it returns 1 and means that e(s) is masked, provided that
it occurs when input vector is xj .
Rcir =
2w−1∑
s=0
∏
correct
qi
∏
incorrect
(1− qi)
2m−1∑
j=0
p(xj)
(
y(xj , e(0))⊕ y(xj , e(s))
)
(3)
Assuming uniform probability distribution for input vectors x and same iden-
titical q for all gates in the circuit, the reliability function can be simplified as
in (4), where c˘k is given as in (5) and function f(q) is given by the expression
f(q) = (1− q)kqw−k.
Rcir =
1
2m
w∑
k=0
f(q) (c˘k) (4)
c˘k =
Cwk∑
l=1
2m−1∑
j=0
y(xj , ew:0)⊕ y(xj , ew:k(l)) (5)
The coefficients c˘k serve as parameters in Rcir related to the logical masking
of the circuit against k errors and can be used to different tradeoffs between com-
plexity and accuracy of Rcir. Because of the assumed independence, the amount
of errors in a given time P (k,w) can be modeled as a binomial distribution when
gates have the same reliability q.
P (k,w) = (Cwk )q
w−k(1− q)k (6)
The relevant range of error probabilities in a circuit results from several
parameters like particle hit rate, density of logic gates, voltage operation, etc. In
this way, the range of q values becomes an input parameter for the PBR model.
The knowledge or specification of this range of values allows to reduce the overall
complexity for reliability calculation. Supposing that the designer is interested
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Fig. 6. Multiple faults analysis for coefficients determination.
on the circuit reliability in the range 0.88 < q < 0.96 and that the circuit has
600 gates, Fig. 6 shows the probabilities of multiple errors in the desired range.
The ε bound in Fig. 6 represents the expected multiple faults probabilities
that can be considered negligible in the design. This bound is another useful
information for complexity reduction because it puts in evidence the coefficients
that are effectively important in the reliability calculation.
The smaller the value of  chosen by the designer, the better is the accuracy
of the function in the desired range. For the presented example, with  = 0.005,
the coefficients to be computed are the ones over the range B, that is, c˘20 to
c˘81. This reduced order reliability function and the exact curve computed with
all coefficients are compared in Fig. 7.
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Fig. 7. Full PBR model results compared with a relaxed PBR model.
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2.3 Reliability Modelling Based on Signal Probability
Reliability of a given circuit can be computed on the basis of the cumulative
effect of errors in the signals of the circuit. The algorithm SPRA (Signal Prob-
ability Reliability Analysis) described in [12] takes into account the gates/cells
failure probability and the topological structure of circuit to determine the prob-
ability of correctness of the signals. The cumulative effect of errors embeds the
contribution of multiple simultaneous faults to the reliability of the circuit.
The main difference of the proposed method to other signal probabilities ap-
proaches is the explicit representation of the four possible states of a fault-prone
binary signal. Besides the probabilities of occurrence of 0 and 1, the four-state
probability representation includes the probabilities of occurrence of incorrect 0
and 1. An incorrect 0 is a value that should be 1 in a fault-free condition, and
an incorrect 1 is a value that should be a 0 in a fault-free condition. Fig. 8 shows
this matrix representation.
signal =
[
0correct 1incorrect
0incorrect 1correct
]
(a)
P2×2(signal) =
[
P (0correct) P (1incorrect)
P (0incorrect) P (1correct)
]
(b)
Fig. 8. Matrix representation of (a) the four-state signal and (b) associated
probabilities.
The four-state signal probability embeds the reliability information of a given
signal, since it can be obtained by computing its probability of correctness, i.e.,
Rsignal = P (0correct) + P (1correct)
The signal probabilities for the nodes in a circuit can be obtained by propa-
gating the input probabilities through the gates of the circuit. The propagation
process uses the probability of failure of a given gate and its input signal prob-
abilities to compute the output signal probabilities.
The probability of failure of a gate is represented by a probabilistic transfer
matrix (PTM) and its fault-free function is represented by an ideal transfer
matrix (ITM) as described in section 2.1. The input signal probabilities (I) of a
given gate can be determined by the joint probability (tensor product, Kronecker
product) of its input signals.
The output signal probabilities of a gate can be determined by the multipli-
cation of the input signal probabilities by the PTM of the gate, according to (7)
and (8). Figure 9 illustrates the reliability calculation for an OR gate based on
this method.
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Igate = input(1)⊗ input(2)⊗ ..⊗ input(n) (7)
P (S) = Igate × PTMgate (8)
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Fig. 9. Signal probability propagation in an OR gate.
Once the probabilities of the output signals have been determined by the
propagation process, the reliability of the circuit can be computed by multiply-
ing the reliability of the output signals. This algorithm computes the exact value
of signal reliability of circuit with no fanout nodes. In the presence of signal cor-
relations, a multi-pass algorithm is required. Considering that each fanout signal
has four possible states, the multi-pass algorithm computes the contribution of
each state of each fanout node to the reliability of the circuit and the addition of
all these contributions gives the exact reliability of the circuit, as in (9), where
f is the number of fanouts in the circuit and j represents the j − th iteration of
the algorithm.
R =
k=2f∑
j=1
R(j) (9)
The scalability of the multi-pass algorithm is dependent of the number of
fanout nodes in the circuit, and a tradeoff between accuracy and processing
time is possible by taking into account a reduced number of fanout signals. A
small error margin is still possible when computing the reliability based on a
reduced number of fanouts.
Also, to avoid unnecessary calculations, each iteration step can propagate
only the signal probabilities related to the fanout signal whose state has been
updated. Furthermore, propagations related to null state probability can be
skipped. The algorithm presents no memory bottlenecks since only the signal
probability matrices for the current propagation step must be stored.
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3 Reliability Analysis of Concurrent Error Detection
Schemes
Consider the general architecture of a system with concurrent error detection in
a multiple fault environment as shown in Fig. 10. The possible output events in
such assembly are defined as follows.
– ξ : the checker circuit indicates a valid operation when the circuit outputs
are correct.
– τ : the checker circuit indicates a non-valid operation when the circuit
outputs are correct.
– ψ : the checker circuit indicates a valid operation when the circuit outputs
are incorrect.
– χ : the checker circuit indicates a non-valid operation when the circuit
outputs are incorrect.
Output
Error indication
Prediction
information
Checker
Input CED oriented design
Fig. 10. General CED scheme
Define the effective reliability < of the system by the conditional probability
in (10), where the ψ event represents the event associated with the non-detected
errors and < takes into account the correct outputs given that the checker indi-
cated correct operation.
< = p (ξ|ξ ∪ ψ) (10)
The time penalty Γ can be defined as the probability of the events union
τ and χ as given in (11). This probability has a direct impact in the effective
throughput of the global system which the CED scheme is embedded. The higher
is the value of Γ , the lower is the number of valid data propagated to next stage
per time unit.
Γ = p (τ ∪ χ) (11)
The framework shown in Fig. 11 is considered in order to compute the prob-
abilities defined in previous paragraphs. The dashed modules in the figure are
fault free versions and work concurrently with the scheme under analysis. To en-
sure accuracy in the analysis, an exhaustive functional simulation of the system
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should be done. The idea is to submit the CED design under analysis to every
possible multiple fault prone and verify the output pair (fi,vi) for each possible
input vector.
Fault−free 
comparator
Prediction
information
Input Output
Output’
Fault−prone
Checker
Design fault−free version
CED oriented design
Fault−prone
fi
vi
Fig. 11. Proposed framework.
The events ξ, τ , ψ and χ are associated with the state of the pair (fi,vi)
and equalities in Fig. 12 are verified:
– fi = 1 when the output of the CED scheme under analysis is really correct
and fi = 0 otherwise,
– vi = 0 when the checker indicates non-valid operation and vi = 1 for a valid
one1.

p(fi = 1, vi = 1) = p(ξ)
p(fi = 1, vi = 0) = p(τ)
p(fi = 0, vi = 1) = p(ψ)
p(fi = 0, vi = 0) = p(χ)
Fig. 12. Defining probabilities for output events.
The desired probabilities can be computed as (12), (13), (14) and (15). It
assumes that the inputs are uniformely distributed and considers PBR model
given in section 2.2, where f(q, k) = (1 − q)k.qw−k and the coefficients αk,
βk, γk and δk are associated with the occurence of the pairs (fi = 1, vi = 1),
(fi = 1, vi = 0), (fi = 0, vi = 1), (fi = 0, vi = 0), respectively.
1 Since two-rail checkers have two outputs (g and h) we code them in an one bit
representation vi = g ⊕ h, where ⊕ is the exclusive-OR operation.
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E(q) =
1
2m
w∑
k=0
f(q, k)αk (12)
T (q) =
1
2m
w∑
k=0
f(q, k)βk (13)
U(q) =
1
2m
w∑
k=0
f(q, k)γk (14)
X(q) =
1
2m
w∑
k=0
f(q, k)δk (15)
Therefore, the effective reliability <(q) and the time penalty Γ (q) are calcu-
lated as shown in (16) and (17). The knowledge of < and Γ is quite useful in
an analysis to decide which fault tolerant approach to choose. < can be directly
compared with the reliability measure from others solutions, like error masking
schemes such TMR and NAND-Multiplexing techniques [13]. Adding up the in-
formation provided by Γ one can completely characterize the CED scheme to
better evaluate the tradeoffs involved.
<(q) = E(q)
E(q) + U(q)
(16)
Γ (q) = T (q) +X(q) (17)
We have evaluated the intrinsic time penalty of two-rail checkers. Two-rail
checkers are widely used in concurrent error detection schemes such as duplica-
tion and parity prediction. It consists in a circuit that has two groups of inputs
(z0, z1, ..., zn) and (z20, z21, ..., z2n) and two outputs g and h. If every pair zj ,
z2j is complementary for all j = 0, 1, 2, ...n, the outputs should be also comple-
mentary. These kind of checkers are totally self checking for all single and unidi-
rectional multiple faults [5]. The information that in general is not considered is
how representative is the rate of false indications when correct complementary
inputs zj , z2j occur. It relies on the computation of T (q) . By applying uni-
formely distributed complementary inputs, we evaluated the behavior of T (q)
for single and multiple faults separately as the depth of the tree increases. The
curves are shown in Fig. 13 as function of the individual gate failure probability
1− q.
We also considered the problem of which concurrent error detection scheme
to choose for arithmetic operators. Three different CED schemes have used in a
4-bit ripple-carry adder: a fault-secure parity prediction adder [4], an identical
duplex scheme [6] and a diverse duplex one. Since gate failure probabilities are
independent, all possible multiple faults are contemplated and its occurence
probability is described by a binomial random variable. The curves of effective
reliability <(q) and time penalty Γ (q) are showed as a direct function of q in
Fig. 14 and Fig. 15, respectively.
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Fig. 13. Two-rail checker tree: time penalty evaluation.
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Fig. 14. Effective reliability <(q).
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4 Conclusions
Reliability is becoming a major concern for semiconductor companies and cir-
cuit designers. Reliability improvement can be obtained with fault prevention,
by improving the intrinsic reliability of the circuit and its components. The reli-
ability of individual logic cells is the main focus of fault prevention techniques.
On the other hand, fault-tolerant architectures act in the upper level, improving
reliability related to the topological structure of the circuit. All of these solu-
tions represent tradeoffs between area, power consumption, operating frequency
and reliability. At the heart of these techniques there’s a need for accurate and
fast reliability analysis tools, that could be embedded in the design flow, being
transparent to the designer.
This paper addressed the problem of estimating the reliability with presen-
tation of some methods to calculate reliability of combinational circuits and
metrics to evaluate reliability of concurrent error detection schemes. The PBR
model described in 2.2 is a method that allows the determination of the analyti-
cal equation for the reliability of the target circuit. With the reliability equation
available, many types of analysis can be done, like the susceptibility of the circuit
to single and multiple faults, the reliability of the circuit for any particular value
of individual gates reliability, among others. Also, the possibility of straightfor-
ward application of the method SPRA described in section 2.3 make it a good
candidate for a integrated estimation of reliability in the design process of ASIC
circuits.
This integration would allow the synthesis tool to directly choose the ade-
quate cells from the library, among functionally equivalent ones, according to
the specified design constraints. We are continuing our studies on reliability and
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further work concerns the evaluation of other signal correlation heuristics and
the incorporation of electrical and temporal masking in the proposed analysis.
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